the aip74hc/hct237 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (an). the aip74hc/hct237 essentially combines the 3-to-8 decoder function with a 3-bit storage latch. when the latch is enabled (le=low), the aip74hc/hct237 acts as a 3-to-8 active low decoder. when the latch enable (le) goes from low-to-high, the last data present at the inputs before this transition, is stored in the latches. further address changes are ignored as long asle remains high. the output enable input (e1 and e2) controls the state of the outputs independent of the address inputs or latch operation. all outputs are high unlesse1 is low and e2 is high. the aip74hc/hct237 is ideally suited for implementing non-overlapping decoders in 3-state systems and strobes (stored address) applications in bus-oriented systems.
for aip74hc237: cmos level
for aip74hct237: ttl level
combines 3-to-8 decoder with 3-bit latch
multiple input enable for easy expansion or independent controls
active high mutually exclusive outputs
specified from -40℃ to 105℃
packaging information: dip16/sop16/tssop16