无锡中微爱芯电子有限公司-乐鱼全站app网页版

aip74aup1g74
low power single d-type flip-flop with set and reset; positive edge trigger

 the aip74aup1g74 provides a low-power, low-voltage single positive-edge triggered d-type flip-flop with individual data (d), clock (cp), set ( ) and reset ( ) inputs and complementary q and   outputs. the  and  are asynchronous active low inputs and operate independently of the clock input. information on the data input is transferred to the q output on the low-to-high transition of the clock pulse. the d input must be stable one set-up time prior to the low-to-high clock transition for predictable operation. schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire vcc range from 0.8v to 3.6v. this device ensures a very low static and dynamic power consumption across the entire vcc range from 0.8v to 3.6v. this device is fully specified for partial power-down applications using ioff. the ioff circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

  • 主要特点

  • 产品文档

  • wide supply voltage range from 0.8v to 3.6v

  • low static power consumption; icc=0.9ua (maximum)

  • inputs accept voltages up to 3.6v

  • low noise overshoot and undershoot<10% of vcc

  • ioff circuitry provides partial power-down mode operation

  • multiple package options

  • specified from -40℃ to 105℃

  • packaging information: tssop8/vssop8


注:如果需要样品或者其他资料,请向我们申请>>

中文文档下载
英文文档下载
网站地图